Crestmont (microarchitecture)
From EverybodyWiki Bios & Wiki
Crestmont is the codename for Intel's fifth generation out of order Atom microarchitecture, and is the successor to Gracemont. It is used as the efficient-core and low power efficient-core microarchitecture in Intel's first generation Core Ultra processors (codenamed "Meteor Lake")[1], and Xeon 6 E-core processors (codenamed "Sierra Forest")[2].
| Produced | November 4, 2023[3] |
|---|---|
| Marketed by | Intel |
| Designed by | Intel |
| Common manufacturer(s) |
|
| Max. CPU clock rate | 0.4 GHz to 3.8 GHz |
| Instruction set | x86-64 |
| L1 cache | 96 KB per core:
|
| L2 cache | 2 or 4 MB per module |
| L3 cache | 3 MB per module (not present in Crestmont LP)[4] |
| Extensions | |
| Predecessor | Gracemont |
| Successor | Skymont |
| Product code name(s) |
|
Search Crestmont (microarchitecture) on Amazon.
Design
Crestmont contains the following enhancements over Gracemont:[5]
- 6 wide rename and dispatch, compared to 5-wide in Gracemont
- 6144 entry L2 Branch Target Buffer, compared to 5120 in Gracemont
- Branch predictor can scan 128 bytes per cycle, compared to 32 bytes per cycle in Gracemont
- Renamer can eliminate more µops by itself
- Floating point divide latency reduced to 5 cycles, from 10 in Gracemont
- Floating point scheduler sizes increased to a total of 60 entries, from 55 in Gracemont
- L2 TLB size increased to 3072 entries with 6-way associativity, from 2048 entries with 4-way associativity
Technology
- Manufactured on Intel 4 (Meteor Lake compute tile)[1]
- 2 three-wide decoders in a cluster, each capable of fetching 32 bytes per cycle from the instruction cache
- 6-wide rename/dispatch[6]
- 256 entry reorder buffer[7]
- 17 execution ports with distributed schedulers[5]
- 32 kilobyte L1 data cache with eight-way associativity and 3 cycle latency[7]
- 64 kilobyte L1 instruction cache with eight-way associativity[7]
- 2-4 megabyte L2 cache with sixteen-way associativity and 17 cycles of latency shared between up to four cores[7]
- Access to shared L3 cache with P-cores or other E-core modules on Meteor Lake and Sierra Forest
List of Crestmont processors
See also
References
- ↑ 1.0 1.1 Alcorn, Paul (September 20, 2023). "Intel Details Core Ultra 'Meteor Lake' Architecture, Launches December 14". Tom's Hardware. Archived from the original on June 8, 2024. Retrieved June 27, 2024. Unknown parameter
|url-status=ignored (help) - ↑ Larabel, Michael (June 3, 2024). "Intel Launches Xeon 6700E "Sierra Forest" CPUs - Initially Up To 144 Cores". Phoronix. Archived from the original on June 4, 2024. Retrieved June 27, 2024. Unknown parameter
|url-status=ignored (help) - ↑ Smith, Ryan (September 19, 2023). "The Intel Innovation 2023 Live Blog". AnandTech. Archived from the original on September 19, 2023. Retrieved June 10, 2024.
- ↑ Smith, Ryan (September 19, 2023). "The Intel Innovation 2023 Live Blog". AnandTech. Archived from the original on June 27, 2024. Retrieved June 27, 2024.
- ↑ 5.0 5.1 Lam, Chester (June 10, 2024). "Meteor Lake's E-Cores: Crestmont Makes Incremental Progress". Chips and Cheese. Archived from the original on May 28, 2024. Retrieved June 10, 2024. Unknown parameter
|url-status=ignored (help) - ↑ "Meteor Lake's E-Cores: Crestmont Makes Incremental Progress". Chips and Cheese. 13 May 2024. Archived from the original on May 28, 2024. Retrieved June 10, 2024. Unknown parameter
|url-status=ignored (help) - ↑ 7.0 7.1 7.2 7.3 Smith, Ryan (August 28, 2023). "Hot Chips 2023: Intel Details More on Granite Rapids and Sierra Forest Xeons". Anandtech. Archived from the original on May 11, 2024. Retrieved June 27, 2024. Unknown parameter
|url-status=ignored (help)
This article "Crestmont (microarchitecture)" is from Wikipedia. The list of its authors can be seen in its historical and/or the page Edithistory:Crestmont (microarchitecture). Articles copied from Draft Namespace on Wikipedia could be seen on the Draft Namespace of Wikipedia and not main one.
