Reference Verification Methodology
The Reference Verification Methodology (RVM) is a complete set of metrics and methods for performing Functional verification of complex designs such as for Application-specific integrated circuits or other semiconductor devices. It was published by Synopsys in 2003.
RVM is implemented under OpenVera.
The SystemVerilog implementation of the RVM is known as the VMM (Verification Methodology Manual). It contains a small library of base classes.
References
- Verification Methodology Manual for SystemVerilog
- vmmcenter.org
- RVM Testbench Example
This article "Reference Verification Methodology" is from Wikipedia. The list of its authors can be seen in its historical and/or the page Edithistory:Reference Verification Methodology. Articles copied from Draft Namespace on Wikipedia could be seen on the Draft Namespace of Wikipedia and not main one.
