Template:Intel processor roadmap table

Atom (ULV)		Feature size	x86
		600 nm	P6	Pentium Pro (133 MHz)
		500 nm		Pentium Pro (150 MHz)
		350 nm		Pentium Pro (166–200 MHz)
				Klamath
		250 nm		Deschutes
				Katmai		NetBurst
		180 nm		Coppermine		Willamette
		130 nm		Tualatin		Northwood
				Banias				NetBurst(HT)		NetBurst(×2)
		90 nm		Dothan		Prescott	⇨	Prescott‑2M	⇨	Smithfield
						Tejas	→	⇩	→	Cedarmill (Tejas)
		65 nm		Yonah		Nehalem (NetBurst)		Cedar Mill	⇨	Presler
			Core	Merom	(x86-64) DDR2 + DDR3
Bonnell	Bonnell	45 nm		Penryn
			Nehalem	Nehalem	HT reintroduced, integrated MC, PCH, L3-cache introduced, 256KiB L2-cache/core, DDR3
	Saltwell	32 nm		Westmere	GPU on same package in 45nm, AES-NI introduced
			Sandy Bridge	Sandy Bridge	on-die ring bus, GPU on die, no more non-UEFI motherboards, DDR3
Silvermont	Silvermont	22 nm		Ivy Bridge
			Haswell	Haswell	FIVR, DDR3 + DDR3L
	Airmont	14 nm		Broadwell
			Skylake	Skylake	DDR3L + DDR4
Goldmont	Goldmont			Kaby Lake / Amber Lake
	Goldmont Plus			Coffee Lake	DDR4
				Whiskey Lake
Tremont		10 nm		Cannon Lake
	Tremont		Ice Lake (Sunny Cove)	Ice Lake (Sunny Cove)
				Tiger Lake (Willow Cove?)
	Gracemont			? (Golden Cove)	SoC (Lakefield)

• Italic names indicate canceled processors
• Bold names are the microarchitecture names
• Bold italic names are future processors

File:Test Template Info-Icon - Version (2).svg Template documentation[create]

This template "Intel processor roadmap table" is from Wikipedia if otherwise notified