WDC 65C265
The Western Design Center (WDC) W65C265S is a 16-bit CMOS microcontroller based on a W65C816S processor core, which is a superset of the MOS Technology 6502 processor.
The W65C265S consists of a fully static W65C816S CPU core, 8 KB of ROM containing a machine language monitor, 576 bytes of SRAM, a processor cache under software control, eight 16-bit timers with maskable interrupts, an interrupt-driven parallel bus (PIB), four universal asynchronous receiver-transmitters (UARTs), a watchdog timer that fires a restart interrupt, twenty-nine priority encoded interrupts, a time-of-day clock, two sound generators, a bus control register (BCR) for external memory bus control, interface circuitry for peripheral devices, ABORT input for low cost virtual memory interface, and many low power features.
See also
- WDC 65C134 - an 8-bit microcontroller based around a WDC 65C02 processor core
References
Further reading
External links
- W65C265S website - Western Design Center (WDC)
- W65C265S datasheet - WDC
- W65C265S monitor ROM manual - WDC
 | This computer hardware article is a stub. You can help EverybodyWiki by expanding it. |
This article "WDC 65C265" is from Wikipedia. The list of its authors can be seen in its historical and/or the page Edithistory:WDC 65C265. Articles copied from Draft Namespace on Wikipedia could be seen on the Draft Namespace of Wikipedia and not main one.
