Nios V
| Designer | Altera/Intel |
|---|---|
| Bits | 32-bit |
| Design | RISC |
| Type | Load–store |
| Encoding | Variable |
| Branching | Compare-and-branch |
| Endianness | Little |
| Page size | 4 KiB |
| Open | No |
| Registers | |
| General purpose |
|
| Floating point |
|
Search Nios V on Amazon.
Nios V is a 32-bit embedded processor based on the RISC-V instruction set architecture (ISA) designed specifically for the Altera family of field-programmable gate array (FPGA).
Nios V is a successor to Altera's Nios II embedded processor, which had been the company's embedded processor offering for the previous 2 decades, but was discontinued by Intel in 2023.[1] The migration to the RISC-V ISA transitions Altera's embedded processor offering away from a proprietary ISA to an open architecture with support for industry standard software development and compilation tools.
Nios V CPU family
Nios V is offered in 3 different configurations: Nios V/g (general purpose), Nios V/m (microcontroller), and Nios V/c (compact microcontroller).[2]
Nios V/g
The Nios V/g processor is a general-purpose CPU core based on the RISC-V RV32IMZicsr_Zicbom instruction set (optionally with “F” extension):[3]
- RV32IM(F)Zicsr_Zicbom
- Highest performance Nios V processor
- Supports RTOS embedded system
Nios V/m
Nios V/m is a microcontroller core designed to maintain a balance between performance and FPGA resources and is based on the RV32IZicsr variant of the RISC-V architecture and supports either a pipelined or non-pipelined configuration:[4]
- Balanced for performance and size
- Supports RTOS embedded system
- RV32IZicsr (Pipelined) & RV32IZicsr (Non-Pipelined)
- Pipelined
- Implements RV32IZicsr instruction set.
- Supports five-stages pipelined datapath.
- Non-pipelined
- Implements RV32IZicsr instruction set.
- Supports non-pipelined datapath.
- Pipelined
Nios V/c
The Nios V/c a compact microcontroller core is designed for smallest possible logic utilization in FPGAs, and is based on the RISC-V RV32I instruction set:[5]
- Smallest Nios V processor for non-interrupt-driven control application
- No debug features
- RV32I
Hardware generation process
Nios V hardware designers use the Platform Designer system integration tool, a component of the Quartus Prime FPGA development tools, to configure and generate a Nios V system. The configuration graphical user interface (GUI) allows users to choose the Nios V variant, and to add peripheral and I/O-blocks (timers, memory-controllers, serial interface, etc.) to the embedded system. When the hardware specification is complete, Quartus performs the synthesis, place & route to implement the entire system on the selected FPGA target.
See also
- Nios II
References
- ↑ "Intel is discontinuing IP ordering codes listed in PDN2312 for Nios® II IP". Intel. Retrieved 2025-01-22.
- ↑ "Nios V Processor Reference Manual". docs.altera.com. Retrieved 2026-03-30.
- ↑ "4. Nios® V/g Processor". Intel. Retrieved 2025-03-19.
- ↑ "3. Nios® V/m Processor". Intel. Retrieved 2025-03-19.
- ↑ "2. Nios® V/c Processor". Intel. Retrieved 2025-03-19.
External links
- Nios II Embedded Design Suite forum
- RTEMS real-time operating system
- Intel backs RISC-V for Nios FPGA processor, Nick Flaherty, eeNews Europe, Technology News, October 6, 2021
- Intel Infuses Nios Soft Processors with RISC-V Instruction Set, Aleksandar Kostovic, Tom's Hardware, October 6, 2021
This article "Nios V" is from Wikipedia. The list of its authors can be seen in its historical and/or the page Edithistory:Nios V. Articles copied from Draft Namespace on Wikipedia could be seen on the Draft Namespace of Wikipedia and not main one.
